## **AMENDMENTS**

## In the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1. 25. (canceled)
- 26. (Previously Presented) A NMOS transistor having an improved narrow width Vt roll-off, comprising:
- a substrate that includes shallow trench isolation (STI) features which are comprised of a shallow trench with sloped sidewalls and a bottom, an oxide liner formed on said shallow trench sidewalls and bottom, and an insulator layer formed on said oxide liner that fills said shallow trench and extends to a level that is above the top of said substrate, wherein a groove is formed at top corners of said shallow trench;
- an active area formed between two adjacent shallow trenches in said substrate, said active area having an indium doped region that is adjacent to the groove and is formed by an angled implant of indium ions;
- a gate dielectric layer formed on said active areas; and
- a patterned gate layer formed on said gate dielectric layer wherein said gate layer extends over said adjacent shallow trenches.
- 27. (original) The NMOS transistor of claim 26 wherein said substrate is also comprised of a second p-type dopant in said active areas.

- 28. (original) The NMOS transistor of claim 26 wherein the depth of said shallow trench is about 1500 to 5000 Angstroms and the width of the shallow trench ranges from less than 100nm to several microns.
- 29. (original) The NMOS transistor of claim 26 wherein said oxide liner has a thickness of about 50 to 300 Angstroms.
- 30. (original) The NMOS transistor of claim 26 wherein said insulator layer is comprised of SiO<sub>2</sub> or a low k dielectric material.
- 31. (previously presented) The NMOS transistor of claim 26 wherein said indium doped region has an indium concentration from about  $10^{14}$  to  $10^{19}$  ions/cm<sup>3</sup> and has a thickness in the range of about 30 to 1000 Angstroms.
- 32. (original) The NMOS transistor of claim 26 wherein said indium doped region extends away from said shallow trench to a distance between 0 and about 1000 Angstroms.
- 33. (previously presented) The NMOS transistor of claim 26 wherein said gate dielectric layer is comprised of SiO<sub>2</sub> or an upper high k dielectric metal oxide layer on a lower interfacial layer.

- 34. (original) The NMOS transistor of claim 26 wherein said gate layer has a thickness of about 300 to 5000 Angstroms and forms a conformal layer on said gate dielectric layer and on said adjacent STI features.
- 35. (previously presented) The NMOS transistor of claim 26 wherein said gate layer is comprised of doped polysilicon.
- 36. (original) The NMOS transistor of claim 26 wherein said gate layer is comprised of undoped polysilicon or amorphous silicon.
- 37. (Previously presented) A NMOS transistor having an improved narrow width Vt roll-off, comprising:
- a substrate that includes shallow trench isolation (STI) features which are comprised of a shallow trench with sloped sidewalls and a bottom, an oxide liner formed on said shallow trench sidewalls and bottom, and an insulator layer formed on said oxide liner that fills said shallow trench and extends to a level that is above the top of said substrate;

an active area formed between two adjacent shallow trenches in said substrate;

- a gate dielectric layer formed on said active areas; and
- a patterned gate layer formed on said gate dielectric layer wherein said gate layer extends over said adjacent shallow trenches;
- wherein said active area having an indium doped region that is adjacent to top corners of said shallow trenches and extends under part of the gate dielectric layer by performing an angled implant of indium ions.

- 38. (previously presented) The NMOS transistor of claim 37 wherein said substrate is also comprised of a second p-type dopant in said active areas.
- 39. (previously presented) The NMOS transistor of claim 37 wherein the depth of said shallow trench is about 1500 to 5000 Angstroms and the width of the shallow trench ranges from less than 100nm to several microns.
- 40. (previously presented) The NMOS transistor of claim 37 wherein said oxide liner has a thickness of about 50 to 300 Angstroms.
- 41. (previously presented) The NMOS transistor of claim 37 wherein said insulator layer is comprised of SiO<sub>2</sub> or a low k dielectric material.
- 42. (previously presented) The NMOS transistor of claim 37 wherein said indium doped region has an indium concentration from about  $10^{14}$  to  $10^{19}$  ions/cm<sup>3</sup> and has a thickness in the range of about 30 to 1000 Angstroms.
- 43. (previously presented) The NMOS transistor of claim 37 wherein said indium doped region extends away from said shallow trench to a distance between 0 and about 1000 Angstroms.
- 44. (previously presented) The NMOS transistor of claim 37 wherein said gate dielectric layer is comprised of SiO<sub>2</sub> or an upper high k dielectric metal oxide layer on a lower interfacial layer.

- 45. (previously presented) The NMOS transistor of claim 37 wherein said gate layer has a thickness of about 300 to 5000 Angstroms and forms a conformal layer on said gate dielectric layer and on said adjacent STI features.
- 46. (previously presented) A MOS transistor, comprising:
- a substrate comprising at least one trench isolation structure;
- a first doped region having a first indium concentration adjacent to top corners of said trench isolation structure; and
- a second doped region having a second indium concentration at a bottom of said trench isolation structure;

wherein said first indium concentration is higher than said second indium concentration.

47. (previously presented) The MOS transistor of claim 46, wherein said second doped region comprises a boron concentration.